“Data exchange” service offers individual users metadata transfer in several different formats. Citation formats are offered for transfers in texts as for the transfer into internet pages. Citation formats include permanent links that guarantee access to cited sources. For use are commonly structured metadata schemes : Dublin Core xml and ETUB-MS xml, local adaptation of international ETD-MS scheme intended for use in academic documents.
Export
Stanković, Momir R.
Projektovanje i realizacija upravljačkih sistema sa aktivnim potiskivanjem poremećaja
Autorstvo-Nekomercijalno-Bez prerade 3.0 Srbija (CC BY-NC-ND 3.0)
Dozvoljavate samo preuzimanje i distribuciju dela, ako/dok se pravilno naznačava ime autora, bez ikakvih promena dela i bez prava komercijalnog korišćenja dela. Ova licenca je najstroža CC licenca. Osnovni opis Licence: http://creativecommons.org/licenses/by-nc-nd/3.0/rs/deed.sr_LATN. Sadržaj ugovora u celini: http://creativecommons.org/licenses/by-nc-nd/3.0/rs/legalcode.sr-Latn
Academic metadata
Doktorska disertacija
Tehničko-tehnološke nauke
Univerzitet u Nišu
Elektronski fakultet
Katedra za automatiku
Other Theses Metadata
Design and realization of active disturbance rejection control systems
[М. R. Stanković]
VII, 128 listova
Bibliografija: listovi 112-120
Datum odbrane: 09.03.2018.
Automatic Control
Naumović, Milica 1952- (mentor)
Šekara, Tomislav (član komisije)
Jovanović, Zoran (član komisije)
Petrović, Branislav (član komisije)
Simić, Slobodan (član komisije)
Active Disturbance Rejection Control (ADRC) is a recently proposed
concept, which features high control performances and the minimal
dependence on knowledge of the process model. Hence, ADRC
represents a suitable solution for the industrial control applications,
where the precise mathematical modeling of the process is limited.
This dissertation deals with the design and realization of the ADRC
controllers. The contribution of the research is reflected in the
proposed modifications of the existing ADRC structures, which
enable more efficient sinusoidal disturbances rejection and the
sinusoidal reference tracking. The high performances and the
robustness of the developed algorithms are demonstrated through the
frequency domain analysis. Further, the optimal controller parameters
tuning method, which is based on the genetic algorithm, is proposed.
Compared to the conventional parameter tuning, it has been shown
that the optimally tuned system, for the same robustness and noise
sensitivity indexes, provides significantly better performances in
terms of the external disturbance rejection and the reference tracking.
The practical realization of the control systems, using Field
Programmable Gate Array (FPGA) hardware, is analyzed. In this
context, the features of the modern FPGA chips are considered and a
detailed methodology for the control algorithm implementation, by
the graphical system-level software tools, is suggested. In this way,
the practical realization of the control system and the selection of the
optimal hardware structure, as a tradeoff between the system
performances and resource occupancy, are simplified. Consequently,
the proposed methodology contributes to reducing the gap between
FPGA technology and the control system designers.
The developed control system solutions are experimentally tested in
the laboratory environment on the three-axis didactic radar platform.
The obtained results of the axes tracking performances confirm the
efficiency of the proposed control algorithm and its FPGA realization.
Upravljanje sa aktivnim potiskivanjem poremećaja; Potiskivanje
poremećaja; Frekvencijska analiza; Optimalno podešavanje
parametara; Genetski algoritam; Field Programmable Gate Array-
FPGA tehnologija; Optimalna hardverska realizacija;
Višeosni sistemi upravljanja; Eksperimentalna verifikacija
Аctive Disturbance Rejection Control (ADRC); Disturbance
rejection; Frequency domain analysis; Optimal parameters tuning;
Genetic algorithm; Field Programmable Gate Array-FPGA; Optimal
hardware design; Multi-axis system control; Exprimental verification
681.515(043.3)
004.021+519.6]:681.5.015(043.3)
P 170
Serbian
533955734
Elektronska teza
Active Disturbance Rejection Control (ADRC) is a recently proposed
concept, which features high control performances and the minimal
dependence on knowledge of the process model. Hence, ADRC
represents a suitable solution for the industrial control applications,
where the precise mathematical modeling of the process is limited.
This dissertation deals with the design and realization of the ADRC
controllers. The contribution of the research is reflected in the
proposed modifications of the existing ADRC structures, which
enable more efficient sinusoidal disturbances rejection and the
sinusoidal reference tracking. The high performances and the
robustness of the developed algorithms are demonstrated through the
frequency domain analysis. Further, the optimal controller parameters
tuning method, which is based on the genetic algorithm, is proposed.
Compared to the conventional parameter tuning, it has been shown
that the optimally tuned system, for the same robustness and noise
sensitivity indexes, provides significantly better performances in
terms of the external disturbance rejection and the reference tracking.
The practical realization of the control systems, using Field
Programmable Gate Array (FPGA) hardware, is analyzed. In this
context, the features of the modern FPGA chips are considered and a
detailed methodology for the control algorithm implementation, by
the graphical system-level software tools, is suggested. In this way,
the practical realization of the control system and the selection of the
optimal hardware structure, as a tradeoff between the system
performances and resource occupancy, are simplified. Consequently,
the proposed methodology contributes to reducing the gap between
FPGA technology and the control system designers.
The developed control system solutions are experimentally tested in
the laboratory environment on the three-axis didactic radar platform.
The obtained results of the axes tracking performances confirm the
efficiency of the proposed control algorithm and its FPGA realization.